Introduction {#S0001}
============

The neuromorphic computing paradigm uses memory devices as a key component.[@CIT0001]--[@CIT0003] As the most fundamental component in integrated circuits (IC), memory devices have been widely investigated with numerous updated designs.[@CIT0004]--[@CIT0021] Memristors have attracted much attention due to their applications, such as multi-levels and potentials in AI circuits[@CIT0007] Semi-floating gate memory has been proposed based on 2D materials[@CIT0009] ReRAM, STT-MRAM and PRAM were also proposed due to some special characteristics including fast speed.[@CIT0001] Nanodevices have been studied also[@CIT0015] However, these all still encounter reliability issues in mass production and application, and may require advanced nanomaterials or high technology different from the dominant silicon-based technology. For instance, organic memory requires organic materials,[@CIT0003] and a transistor with a semi-floating gate requires 2D materials and additional steps for the semi-floating gate[@CIT0006] Electrical properties of a memristor are mainly controlled by 2-terminal technology, which is more difficult to control than those of the transistor with mature 3- or 4-terminal technology and high reliability[@CIT0004] Hence, their applications in real life are still very far from reality due to difficulties to match foundry lines. Traditional dynamic random-access memory (DRAM) is still the dominant memory device in IC.[@CIT0006],[@CIT0008] The main volatile memory is DRAM, with a short programming time on the order of 10 ns and a retention time as short as 64 ms. Here, we propose a simpler memory transistor with simpler processing steps[@CIT0009] The memory transistor, based on flexible and transparent materials, is proposed for medical applications, with the advantages of a fast programming time comparable to DRAM and much longer retention times. Such memory could be a potential alternative candidate to DRAM for information technology applications.

Meanwhile, numerous nanomaterials (such as nanotubes and 2D flexible materials) have been investigated for memory devices due to their lightweight and improved electrical properties.[@CIT0009]--[@CIT0015] In addition, they can be mass produced without high cost, similar to silicon, due to their amorphous properties. One of these amorphous oxide semiconductor (AOS) nanomaterials is In-Ga-Zn-O (IGZO). This is because with a scaling down requirement of modern IC, advanced nanomaterials have become more and more attractive. For instance, the semi-floating gate transistor would involve 2D AOS nanomaterials to introduce more of a junction tunneling effect to enhance memory properties.[@CIT0009] Amorphous oxide semiconductors have been studied due to their attractive properties including transparency, flexibility, and moderate mobility. Further, the artificial synaptic devices based on AOS have been widely studied due to potential applications in AI, neurocomputing, and medicine. For example, representative artificial synaptic transmission behaviors are required to be obtained quantitatively in order to mimic clinical behaviors. In order to mimic transmission behaviors easily, an equation is proposed to facilitate related AI and medical studies. The objective of this study was to propose simplified memory designs with advanced nano materials. Here, our devices are the first artificial synaptic transistors based on a flexible polyvinyl alcohol (PVA) grid insulating layer.

Methods {#S0002}
=======

As shown in [Figure 1](#F0001){ref-type="fig"}, the processing of such an updated memory structure could be similar to a transistor. The preparation process of the samples with the bottom gate top contact structure is as follows. On one hand, the transistor has an n-type Si doping on the Si wafer as the bottom gate layer. The SiO~2~ thickness was about 100 nm. PVA was then grown on the bottom gate layer as the dielectrics layer by spin coating. On the other hand, for the flexible transparent thin film transistors, PET was used as a flexible substrate with ITO on the top as the bottom gate. The gate insulation layer was prepared by PVA. A 10 wt% polyvinyl alcohol solution was prepared by dissolving PVA by magnetic stirring and heating, under atmospheric pressure and room temperature. Afterward, a PVA grid insulating layer was prepared by a spin coating method, first coating at 200 rpm for 3 s, then coating at 2,000 rpm for 20 s. The samples with coated PVA films were then heated at 900°C for 30 min. Different advanced transparent materials (such as PI) were also proposed to play a role as dielectrics, but PVA fits best here. Afterward, an n-type oxide semiconductor, indium gallium zinc oxide (IGZO), was deposited on the PVA as the channel layer. The 35 nm thick channel was formed by magnetron radio-frequency sputtering with designed masks and only the IGZO channels were deposited separately. Parameters of flow rate, sputtering time and pressure were 14 sccm, 5 min, and 0.5 Pa, respectively. The metal electrode layer for the drain and the source of the channel was deposited by electron beam evaporation and masks. The channel widths and lengths were 200 μm and 400 μm, respectively, with a thickness in the nanometer regime to maintain transparency and flexibility attractive for medical applications. The drain and source electrodes have a length and width as 150 μm and 1,000 μm, respectively. Figure 1Schematic and process flow of the memory based on oxide nanomaterials.

Results {#S0003}
=======

A top microscope view of the transparent memory transistor is shown in [Figure 2](#F0002){ref-type="fig"}. As shown in [Figure 2](#F0002){ref-type="fig"}, the top and bottom long transparent lines where the pins probe are the ITO drain and source electrodes, respectively. The transparent section between the drain and the source is the IGZO channel. [Figure 2](#F0002){ref-type="fig"} also shows that the memory transistor is totally transparent and flexible. Figure 2(**A**) A view of the transparent and flexible memory transistor. (**B**) Top view of the memory transistor with two pins probed on the source and drain electrodes. The channel width is 400 µm, and the length is 200 µm, scale bar=150 μm.

A typical memory curve is the transfer curve window of the memory transistor,[@CIT0001],[@CIT0012] as shown in [Figure 3](#F0003){ref-type="fig"}. The hysteresis loop of the transfer curve is named the memory window. The memory window could be increased by the maximum gate voltage V~GSmax~. It is shown here that a higher gate voltage V~GS~ could lead to a larger memory window. This is because of an enhanced programming effect. The window could be as large as over 4 V, which is a window large enough for memory function. The initial measurement curves could be repeated in all of the three measurement curves sweeping from a negative V~GS~ to positive V~GS~, which suggests that the device characteristics show good repeatability. The general difference of the memory window is mainly generated by V~GS~ and is demonstrated on the left part of the memory window where V~GS~ sweeps back from a positive to a negative V~GS~. It is shown that both the voltage difference range and the current difference range increase with a larger V~GS~. The reason is that V~GS~ leads to a programming effect of the memory device so that a larger V~GS~ leads to an enhanced memory effect. Figure 3Transfer curves of a one memory transistor before and after programming at V~DS~ =1.5 V.

The programming is as follows. When V~GS~ is positive, the IGZO semiconductor channel is turned on, and there are a lot of mobile electrons along the channel. The electrons are attracted to the ITO drain and source electrodes and stored in the junction between ITO and IGZO. Such electron storage in the ITO/IGZO junction could repel electrons moving them toward the junction on the channel top surface side. This facilitates electron carriers to move towards the channel bottom side near the bottom gate to contribute to the channel current. In this way, the channel current could be enhanced when the same V~GS~ is applied, due to the electron storage into the junction of the ITO/IGZO. When the same V~GS~ is applied, the channel is turned on more easily. When V~GSmax~ increases, the programming effect is enhanced so that the memory window is enlarged.

In addition, as shown in [Figure 3](#F0003){ref-type="fig"}, the drain current I~DS~ could be adjusted with V~GSmax~. As a higher V~GSmax~ is applied, it could lead to a higher I~DS~ at the same V~GS~ when V~GS~ is swept back from positive to negative values. The current on/off contrast, which is also one of the memory properties, could be adjusted from 10^4^ to 10^5^ in the sample data presented here due to different V~GSmas~. This suggests a multi-level charge storage application, and the value of the memory charge level could be adjusted. The on/off state contrast and hence the retention time after programming could be adjusted by the voltage bias, according to [Figure 3](#F0003){ref-type="fig"}. This shows that the memory transistor has a potential application to replace DRAM also. With proper adjustment, such as proper programming conditions and semiconductor materials, the memory current on/off contrast and thus the memory retention time correlating to such contrast could be controlled.

Discussion {#S0004}
==========

The carrier injection into the junction between the layers is the key mechanism behind the memory properties. While there are IGZO and ITO nanomaterials deposited in sequence, a junction is formed between IGZO and ITO. As shown in [Figure 3](#F0003){ref-type="fig"}, when V~GS~ \<0, the channel is turned off. When V~GS~ \>0, I~DS~ \>0, ie, the semiconductor channel is turned on. In this case, the transistor using such processing is a nMOS (n-type metal oxide semiconductor) transistor. For a typical nMOS transistor, the majority of carriers are electrons. Therefore, the mobile carriers in the channel are electrons. [Figure 4](#F0004){ref-type="fig"} explains the programming process of such a transparent memory transistor. As shown in [Figure 4](#F0004){ref-type="fig"}, when a gate voltage V~GS~ is applied on the Si bottom gate, a drain voltage V~DS~ is applied on the drain, there is a vertical electrical field between the semiconductor junction (ITO-IGZO) layers. When V~GS~ \>0 and V~DS~ \>0, the electrons are injected into the junction between the ITO electrodes and the channel, and vice versa when V~GS~ \<0 and V~DS~ \>0. In this way, the programming process in the memory device can be implemented. Figure 4Cross section schematic of the one transistor memory programming during IV measurements.

For ITO-IGZO junctions, it has been previously shown to be one of the fastest speeds reported for memory devices[@CIT0012] Even with such a short programming time on the order of 10 ns, an obvious current on/off state contrast could be observed after the programming. The programming time on the order of 10 ns is among the fastest programming times.[@CIT0001],[@CIT0012] This is limited by the minimum value of pulse generators (three generators are needed for the pulse voltage for programming applied on the drain control gate and top gate, respectively) and is on the same order of DRAM (10 ns).

In addition, our configuration and one-transistor memory structure could also be used as synapse devices.[@CIT0013]--[@CIT0015] Synapse characteristics (such as signal processing functions) named excitatory postsynaptic currents (EPSC) useful for both memory loss and memory retention loss were investigated in our structure.[@CIT0013] As shown in [Figure 5A](#F0005){ref-type="fig"}, EPSC reaches a peak value I~0~ and decreases gradually, which is similar to that in a biological excitatory synapse. A V~G~ spike on the gate generates transient ionic fluxes in the semiconductor layer and an excitatory postsynaptic current EPSC in the transistor drain could be measured. For the 2-terminal measurement, which is a typical synaptic measurement, we can measure EPSC from the drain by applying a spike V~G~ on the gate.[@CIT0015] For 3-terminal measurements, we did the same measurement as with a 2-terminal one by adding the source voltage as 0 V[@CIT0013] As shown in [Figure 3A](#F0003){ref-type="fig"}, power consumption was 5 pJ, which is on the same order of the dissipation aim for a neuromorphic system application[@CIT0016] Here, the width of our sample is 10 μm. Given a smaller device, power dissipation could be reduced. Figure 5EPSC 1 triggered by a presynaptic spike on the bottom gate with 2- and 3-terminal measurements. (**A**) [Eq. (1](#M0001)) fits well with the measurement of both 2- (with a spike on the gate, amplitude as V~G~, and DC drain voltage V~D~) and 3-terminal (with a spike on the gate, V~D~ and source voltage V~S~=0) EPSC. (**B**) Amplitude in [Eq. (1](#M0001)) increases with both V~G~ and V~D~ for 2-terminal measurements. (**C**) EPSC retention time τ vs voltage for 2-terminal measurements. (**D**) τ vs voltage for 3-terminal measurements; arrows represent the corresponding y-axis. (**E**) Dependence of τ-V~D~ slope on V~G~. (**F**) Dependence of τ-V~G~ slope on V~D.~

As shown in [Figure 5A](#F0005){ref-type="fig"}, the decay of EPSC in the 3-terminal samples is generally larger than that in 2-terminal samples. They both can be described by a stretched exponential function:[@CIT0013] $$\documentclass[12pt]{minimal}
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where τ is the retention time, t~0~ is the time when the presynaptic spike finishes, prefactor I~0~ is the triggered EPSC at the end of the presynaptic spike, β is the stretch index ranging between 0 and 1, and I~∞~ is the final current of the EPSC test. As shown in the fittings of [Figure 5B](#F0005){ref-type="fig"}--[F](#F0005){ref-type="fig"}, I~0~ and τ show a linear dependence on both gate spike amplitude V~G~ and drain voltage V~D~, which means that different shapes of EPSC could be obtained easily by adjusting V~G~ and V~D~.

With these voltage dependence findings, we can easily realize desired synaptic behaviors without changing materials or spike cycles. [Figure 5B](#F0005){ref-type="fig"} shows that I~0~ increases with increasing V~D~ and V~G~, which could be found in 2- and 3-terminal measurements. [Figure 5C](#F0005){ref-type="fig"} and [D](#F0005){ref-type="fig"} show that the τ of EPSC was reduced by increasing V~D~, but increases when V~G~ increases. [Figure 5E](#F0005){ref-type="fig"} and [F](#F0005){ref-type="fig"} show that the τ-V~G~ slope is impacted by the V~D~ and τ-V~D~ slope by V~G~. Thus, [Eq. (1)](#M0001) can be updated as: $$\documentclass[12pt]{minimal}
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where a, b, c, d, e, x, y, and z are constants.

With the updated models, complex synaptic device behaviors with different I~0~ and τ would be emulated easily, including EPSC, and memory loss behaviors including both STM (short term memory) and LTM (long term memory).[@CIT0005],[@CIT0018] The model is based on measurements performed on over 10 samples, and each finding from the trend was repeatable. The quantitative models can give a guideline of how to adjust V~G~ and V~D~ to obtain different synaptic behaviors in a certain voltage range, although the constants need to be adjusted for different processing and devices.

Conclusion {#S0005}
==========

The first transparent and flexible one-transistor design for memory without an additional process to a typical transistor has been proposed and implemented here. It was fabricated using oxide nanomaterials with nanometer thickness attractive for numerous medical applications, such as wearable (or even implantable) sensors. Its window is as large as 4 V with a high current on/off state contrast before and after programming as large as 10^5^. The mechanism of this compact memory is attributed to a junction between the transistor channel and electrode. This memory is likely to be used as alternative memory with quasi-non-volatile memory as an alternative for DRAM in information technology, with its simple design and adjustable electrical properties such as bias-dependent current on/off state contrast and window. This memory structure shows artificial synaptic behaviors and could be used in neuromorphics for artificial intelligence applications. This first transparent and flexible one-transistor design for memory without an additional process to a typical transistor is based on PVA, and could be a potential candidate for electronic skin, portable electronics, artificial intelligence, and sensor applications.
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